Difference between revisions of "Component: DAC (MCP49x1) (Analog Output)"
From Flowcode Help
Jump to navigationJump to search| Line 12: | Line 12: | ||
| − | ==DAC component== | + | ==DAC (MCP49x1) component== |
Component to drive a digital to analogue converter (DAC) IC from Microchip via an SPI interface. Compatible with MCP4901 (8-Bit), MCP4911 (10-Bit) and MCP4921 (12-Bit) devices. | Component to drive a digital to analogue converter (DAC) IC from Microchip via an SPI interface. Compatible with MCP4901 (8-Bit), MCP4911 (10-Bit) and MCP4921 (12-Bit) devices. | ||
| Line 20: | Line 20: | ||
==Detailed description== | ==Detailed description== | ||
| + | |||
| + | |||
| Line 34: | Line 36: | ||
==Examples== | ==Examples== | ||
| + | |||
| + | |||
| Line 204: | Line 208: | ||
|- | |- | ||
| colspan="2" | SPI Data Out Pin SDO - Also Known as Master Out Slave In (MOSI) when used in Master mode. | | colspan="2" | SPI Data Out Pin SDO - Also Known as Master Out Slave In (MOSI) when used in Master mode. | ||
| + | |- | ||
| + | | width="10%" align="center" | [[File:Fc9-type-16-icon.png]] | ||
| + | | width="90%" | MOSI Remap Pin | ||
| + | |- | ||
| + | | colspan="2" | Select which the target pin to assign the MOSI hardware pin functionality. | ||
|- | |- | ||
| width="10%" align="center" | [[File:Fc9-type-5-icon.png]] | | width="10%" align="center" | [[File:Fc9-type-5-icon.png]] | ||
| Line 209: | Line 218: | ||
|- | |- | ||
| colspan="2" | SPI Data In Pin SDI - Also Known as Master In Slave Out (MISO) when used in Master mode. | | colspan="2" | SPI Data In Pin SDI - Also Known as Master In Slave Out (MISO) when used in Master mode. | ||
| + | |- | ||
| + | | width="10%" align="center" | [[File:Fc9-type-16-icon.png]] | ||
| + | | width="90%" | MISO Remap Pin | ||
| + | |- | ||
| + | | colspan="2" | Select which the target pin to assign the MISO hardware pin functionality. | ||
|- | |- | ||
| width="10%" align="center" | [[File:Fc9-type-5-icon.png]] | | width="10%" align="center" | [[File:Fc9-type-5-icon.png]] | ||
| Line 214: | Line 228: | ||
|- | |- | ||
| colspan="2" | SPI Clock Pin CLK - The Clock signal is driven by the SPI master. | | colspan="2" | SPI Clock Pin CLK - The Clock signal is driven by the SPI master. | ||
| + | |- | ||
| + | | width="10%" align="center" | [[File:Fc9-type-16-icon.png]] | ||
| + | | width="90%" | CLK Remap Pin | ||
| + | |- | ||
| + | | colspan="2" | Select which the target pin to assign the CLK hardware pin functionality. | ||
|- | |- | ||
| width="10%" align="center" | [[File:Fc9-type-5-icon.png]] | | width="10%" align="center" | [[File:Fc9-type-5-icon.png]] | ||
Revision as of 14:39, 16 January 2023
| Author | Matrix TSL |
| Version | 1.0 |
| Category | Analog Output |
Contents
DAC (MCP49x1) component
Component to drive a digital to analogue converter (DAC) IC from Microchip via an SPI interface. Compatible with MCP4901 (8-Bit), MCP4911 (10-Bit) and MCP4921 (12-Bit) devices.
Component Source Code
Please click here for the component source code: FC_Comp_Source_DAC_MCP49x1.fcfx
Detailed description
No detailed description exists yet for this component
Examples
No additional examples
Downloadable macro reference
|
SetOutput |
| Sets the output voltage of the DAC 8-Bit: Range 0-255 10-Bit: Range 0-1023 12-Bit: Range 0-4095 | |
 - UINT
|
DAC_Value |
| The value to output to the DAC | |
 - VOID
|
Return |
|
|
ControlPins |
| Allows Shutdown (SHDN) and Latch (LDAC) pins to be controlled directly if enabled. | |
 - BOOL
|
Shutdown |
| 0 = Shutdown Device, 1 = Device Active | |
| - BOOL
|
Latch |
| 0 = Data output driven from DAC register, 1 = Data output locked | |
| - VOID
|
Return |
|
|
Disable |
| Disables the DAC output. | |
| - VOID
|
Return |
|
|
Enable |
| Enables the DAC Output. | |
 - BYTE
|
Channel |
| 0=DAC Channel 0 , 1=DAC Channel 1 | |
| - VOID
|
Return |
|
|
Initialise |
| Configures the SPI peripheral ready for communications and initialises the internal variables. DAC needs to be enabled before any output voltage can be generated. | |
| - VOID
|
Return |
Property reference
|
Properties |
|
DAC IC |
| Selects which DAC IC is connected and therefore the bit depth available. | |
|
|
Gain Option |
| Selects the maximum reference value for the DAC | |
|
Vref Pin Voltage |
| The reference voltage applied to the VREF pin. | |
|
|
Vref Voltage |
| Reference Voltage, Used to calculate the Voltage resolution. | |
|
Steps |
| Number of discrete output states available from the DAC. | |
|
Control Bits |
| Number of digital control bits | |
|
Resolution |
| Maximum output resolution based on number of control bits. | |
|
|
Voltage Resolution |
| Specifies the Resolution per digital bit in terms of Voltage. | |
|
SPI Connections |
|
|
Channel |
| SPI Channel selector | |
|
|
Prescale |
| Prescale option selector | |
|
MOSI |
| SPI Data Out Pin SDO - Also Known as Master Out Slave In (MOSI) when used in Master mode. | |
|
|
MOSI Remap Pin |
| Select which the target pin to assign the MOSI hardware pin functionality. | |
|
|
MISO |
| SPI Data In Pin SDI - Also Known as Master In Slave Out (MISO) when used in Master mode. | |
|
|
MISO Remap Pin |
| Select which the target pin to assign the MISO hardware pin functionality. | |
|
|
CLK |
| SPI Clock Pin CLK - The Clock signal is driven by the SPI master. | |
|
|
CLK Remap Pin |
| Select which the target pin to assign the CLK hardware pin functionality. | |
|
|
CS / SS |
| Chip Select / Slave Select Pin Master Mode: General purpose output pin used to select the remote SPI device. Slave Mode: Hardware chip select pin input used to select the SPI device. | |
|
Use SHDN Pin |
| Allows the SHDN pin to be driven from an output pin on the microcontroller. If not used then tie the SHDN pin to VCC to allow the DAC to function. | |
|
|
Use LDAC Pin |
| Allows the LDAC pin to be driven from an output pin on the microcontroller. If not used then tie the LDAC pin to GND to allow the DAC to function. | |
|
|
Simulation |
|
|
Simulate Comms |
