Component: RF Transceiver (nRF24L01) (Wireless): Difference between revisions
Appearance
m Text replacement - "class="wikitable" style="width:60%; background-color:#FFFFFF;"" to "class="mtx-class-macrotable wikitable"" |
m Text replacement - "width="10%" align="center" style="background-color:#D8C9D8;" align="center"" to "width="10%" align="center" class="mtx-class-macrohead"" |
||
| Line 68: | Line 68: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''CheckRX''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''CheckRX''' | ||
|- | |- | ||
| Line 82: | Line 82: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''FlushRx''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''FlushRx''' | ||
|- | |- | ||
| Line 96: | Line 96: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''FlushTx''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''FlushTx''' | ||
|- | |- | ||
| Line 110: | Line 110: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''Initialise''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''Initialise''' | ||
|- | |- | ||
| Line 124: | Line 124: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRegister''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRegister''' | ||
|- | |- | ||
| Line 143: | Line 143: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRxArray''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRxArray''' | ||
|- | |- | ||
| Line 167: | Line 167: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRxByte''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRxByte''' | ||
|- | |- | ||
| Line 186: | Line 186: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRxFifo''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''ReadRxFifo''' | ||
|- | |- | ||
| Line 200: | Line 200: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''SetRxMode''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''SetRxMode''' | ||
|- | |- | ||
| Line 239: | Line 239: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''SetTxMode''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''SetTxMode''' | ||
|- | |- | ||
| Line 278: | Line 278: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteRegister''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteRegister''' | ||
|- | |- | ||
| Line 302: | Line 302: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteTxArray''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteTxArray''' | ||
|- | |- | ||
| Line 326: | Line 326: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteTxByte''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteTxByte''' | ||
|- | |- | ||
| Line 350: | Line 350: | ||
{| class="mtx-class-macrotable wikitable" | {| class="mtx-class-macrotable wikitable" | ||
|- | |- | ||
| width="10%" align="center" | | width="10%" align="center" class="mtx-class-macrohead" | [[File:Fc9-comp-macro.png]] | ||
| width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteTxFifo''' | | width="90%" style="background-color:#D8C9D8; color:#4B008D;" | '''WriteTxFifo''' | ||
|- | |- | ||
Revision as of 14:17, 13 July 2026
| Author | Matrix Ltd. |
| Version | 9.0 |
| Category | Wireless |
RF Transceiver (nRF24L01) component
A simple RF communications module based on the 2.4GHz nRF24L01 transceivermodules.
Version information
Library Version, Component Version, Date, Author, Info 9, 9.0, 08-11-24, MW, added missing icon
Detailed description
No detailed description exists yet for this component
Examples
Example program transmitting a count value, echoing the count and TX status to the UART for debugging.
Example program receiving a value, echoing any received values to the UART for debugging.
Macro reference
CheckRX
| CheckRX | |
| Check the Rx FIFO status register for any new data. Returns 0 = No data Returns 1 = New data available | |
| Return | |
FlushRx
| FlushRx | |
| Tells the RF module to flush the contents of the receive buffer. Returns the status from sending the command. | |
| Return | |
FlushTx
| FlushTx | |
| Tells the RF module to flush the contents of the transmit buffer. Returns the status from sending the command. | |
| Return | |
Initialise
ReadRegister
| ReadRegister | |
| Reads a single bytes from the selected register. Directly returns the value read back from the register. | |
| Reg | |
| Register address to access | |
| Return | |
ReadRxArray
| ReadRxArray | |
| Reads an array of bytes back from the local Rx buffer. | |
| Data | |
| Byte array to store the received data | |
| NumBytes | |
| Range: 1-32 | |
| Return | |
ReadRxByte
| ReadRxByte | |
| Reads a single byte back from the local Rx buffer. | |
| Index | |
| Byte to read, range 0 - 31 | |
| Return | |
ReadRxFifo
| ReadRxFifo | |
| Reads the Rx FIFO buffer into a local buffer. Use the ReadBuffer/ReadArray macros to collect the individual data bytes. | |
| Return | |
SetRxMode
SetTxMode
WriteRegister
| WriteRegister | |
| Writes a single byte to the selected register. Returns the status of the write command. | |
| Reg | |
| Register address to access | |
| Value | |
| Return | |
WriteTxArray
| WriteTxArray | |
| Writes an array of bytes to the local Tx buffer. | |
| Data | |
| Byte array to write. | |
| NumBytes | |
| Range: 1-32 | |
| Return | |
WriteTxByte
| WriteTxByte | |
| Writes a single byte to the local Tx buffer. | |
| Index | |
| Byte to read, range 0 - 31 | |
| Value | |
| Return | |
WriteTxFifo
| WriteTxFifo | |
| Writes the contents of the local Tx buffer to the Transmit FIFO and transmits. Returns 1 if transmission was sucessful. | |
| Return | |
Property reference
Component Source Code
Please click here to download the component source project: FC_Comp_Source_nRF24L01.fcfx
Please click here to view the component source code (Beta): FC_Comp_Source_nRF24L01.fcfx